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ABSTRACT
Leakage Gate Current in a Heterostructure
Field Effect Transistor

by
Amit R. Mahajan
Dr. Rama Venkat, Examination Committee Chair
Professor of Electrical Engineering
University of Nevada, Las Vegas
A theoretical formulation for the leakage gate current in a heterostructure insulatedgate field effect transistor (HIGFET) is presented. Three important components of
the leakage gate current, namely 2-D tunneling, 3-D tunneling and thermionic emis
sion current, are considered. The conduction band edge profile of the HIGFET is
obtained by a self consistent solution to the Poisson and Schroedinger equations. The
transmission coefficient for 2-D and 3-D tunneling currents is obtained by solving the
Schroedinger equation.
The leakage gate currents are obtained as a function of the gate voltage for the AUuAs/GalnAs and AlGaAs/GaAS based HIGFET structures. For the AUnAs/GalnAs
system, the calculated leakage currents are within a factor of 10 of the experimntal
values for most of the voltage range of study. This is more accurate than the results
obtained in earlier hterature, where the currents are off by more than a factor of
100 for most of the voltage range. For the AlGaAs/GaAs system, the qualitative
behaviour of the results are good, however, the calculated currents are off by about a
iii
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factor of 1000 for most gate voltages. The reasons for this discrepancy are discussed.
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CHAPTER 1

INTRODUCTION
1.1

Benefits of heterostructure semiconductor devices

In a conventional semiconductor device only one type of semiconductor is used
throughout and rectification of current is achieved by creating a junction within the
structure by doping. This type of device is termed a homostructure. In contrast, if
more than one semiconductor material is used to form a junction, then the device
is called a heterostructure device. The discontinuity of the conduction emd valence
energy band edges at the interface between dissimilar materials forms a potential
barrier. In a heterostructure field effect transistor (HFET), a wide bandgap semicon
ductor separates the gate electrode from the conducting channel which is usually a
narrow bandgap semiconductor. The cross section of a conventional HFET is illus
trated in Figure 1.1.
Typically the various layers of the HFET are fabricated by molecular beam epiSOURCE

DRAIN
GATE

n"*" GaAs

N.

AlGaAs_____________________________________________________________ ][_ u n d OPED
" y AlGaAs
2DEG

UNDOPED

GaAs

SEMI-INSULATING GaAs SUBSTRATE

Figure 1.1: A schematic diagram illustrating the cross section of a conventional HFET

taxy, which allows for precise thickness control and interface smoothness, and the
1
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source and drain contacts are ion implanted. Above the threshold, a two-dimensional
electron gas (2DEG) forms at the heterointerface between the wide bandgap semicon
ductor layer and the narrow bandgap semiconductor. The thickness of this channel
is typically only 100 A which is much smaller than the deBroghe wavelength of the
electron. Therefore, the electron energies are quantized in a two-dimensional sys
tem at the heterointerface, and hence, the channel electrons of the HFET form a
two-dimensional electron gas (2DEG). The physical separation of the electrons from
the donors (impurities) reduces the ionized impurity scattering. This increases the
mobihty as well as effective velocity of electrons under the influence of an electric
field, which in turn, results in a dramatic enhancement in the device current and
transconductance. Additionally, due to very httle impurity scattering, the parasitic
resistances are low and the transconductance is high and thus HFETs demonstrate
impressive microwave performance [1, 2].
1.2 Heterostructure insulated gate field effect transistor (HIGFET)
A heterostructure insulated gate field effect transistor (HIGFET) is sim ilar to the
conventional HFET (Figure 1.1) except that the epitaxial layer structure is undoped
in a HIGFET. Since the AlGaAs layer is undoped, there is no trapping behaviour at
the interface between AlGaAs and GaAs and hence the mobihty of the electrons in
the channel is higher. Additionally, since the layers are undoped, the threshold volt
age is just dependent on the Schottky barrier height, 0s, and the conduction band
edge discontinuity, AEc, at the interface which in turn results in u niform thresh
old voltage value; a highly desirable property in IC appUcations. Complementary
HIGFETs, which combine both n-channel and p-channel devices on the same wafer,
have demonstrated low-power, high-speed operation [3, 4, 6, 7,8, 9,10,11]. HIGFETs
using AlGaAs/GaAs heterostructure system and AlInAs/GalnAs heterostructure sys-
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tern, have found use in digital integrated circuits due to the above mentioned excellent
properties.
1.3 Material systems for HFETs
GaAs and closely related compounds such as GalnAs and AlGaAs grown on InP
substrates are the main stream of compound semiconductor electronics. Compound
semiconductors using GaAs and other related compounds are less developed as com
pared to silicon (Si). However, there are certain incentives for using GaAs over Si.
GaAs and related compounds are capable of operating at higher speeds and lower
power than Si. Since GaAs is a direct gap semiconductor it is suitable for opto
electronic device applications. Other advantages of GaAs include a high low-held
electron mobility that contributes to smaller parasitic resistances and a higher device
speed and a high peak velocity that leads to higher speed and operating frequencies
in short-channel devices. One of the important features for fabricating heterostruc
tures is that the materials in the heterostructure should be lattice matched. The
AlAs-GaAs system is one of the only two cases where related semiconductors share
virtually the same lattice constant.
Another important heterostructure system is the AlInAs/GalnAs system lattice
matched to the InP substrate. The AlInAs/GalnAs system offers certain advantages
over the AlGaAs/GaAs system. The most important advantage is the higher con
duction band discontinuity, AEc, as compared to the AlGaAs/GaAs system. AEc
has been determined to be about 0.5 V for AlInAs/ GalnAs system as compared to
about 0.25 V in the case of AlGaAs/GaAs system. The higher AEc in case of AllnAs/GalnAs system leads to higher 2-D charge concentration in the channel which
in turn leads to a higher transconductance. Other benefits of the AUnAs/GalnAs
include higher mobility and higher peak velocity that leads to higher operating fre
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quencies.
1.4 Leakage gate current
The gate current in HIGFETs and other HFET devices limits the maximum gate
voltage swing and the maximum transconductance and, as a consequence, the noise
margin of digital circuits and increases the static power dissipation. The gate current
is also dominant in the hot-electron regime when a HIGFET exhibits a negative
differential resistance caused by the increase in the gate current with the drain-tosource voltage [31]. Thus, the gate current has become one of the important parameter
characterizing the quality of a HFET.
There are several possible sources of the leakage gate current. Some of the impor
tant sources are the decay of 2-D charge in the conduction channel by tunneling into
the wide bandgap material, decay of 3-D charge in the narrow bandgap material by
tunneling into the wide bandgap material and thermionic e m ission over the Schottky
barrier between the wide bandgap and narrow bandgap material. The contribution
due to the various components mentioned above depends on the physical and material
parameters of the heterostructure system and the externally applied gate voltage, Vg.
Some of the parameters that influence the gate current are the conduction band dis
continuity, AEc, between the wide bandgap and the narrow bandgap material and the
thickness of the wide bandgap material. Higher the AEc, smaller is the leakage gate
current. Larger the thickness of the wide bandgap material, smaller is the leakage
gate current. Higher the Vg, larger is the leakage gate current.
To reduce the leakage gate current, a heterostructure system with a high AEg
should be used and the thickness of the wide bandgap material should be increased.
However, increasing the thickness has an adverse effect on the transconductance of
an HFET. A very thick layer of wide bandgap material will reduce the 2-D charge
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concentration in the conduction channel and thus result in a lower transconductance.
Hence, an optimum thickness is used for the wide bandgap material.
1.5 Overview of the thesis
A detailed hterature survey on HFETs is presented in Chapter 2. The various
physical components of the leakage gate current in a HIGFET and theoretical ap
proaches to computing these components in terms of the device parameters and the
apphed gate voltage along with the required numerical procedures is presented in
Chapter 3. Results are presented and discussed for two different HIGFET systems
in Chapter 4. Conclusion along with recommendation for future work are given in
Chapter 5.

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

CHAPTER 2

LITERATURE SURVEY
2.1 Introduction
This chapter provides a short description of device history, structure and oper
ation of the HFETs. Some of the relevant work, both experimental and theoretical
performed to date on HFET systems are summarized and discussed in this chapter.
Additionally various models proposed to characterize the leakage gate current in a
HIGFET are discussed in this chapter.
2.2 History
The initial concept of accumulation of charge at a heterojunction interface and it‘s
potential for devices was introduced in the late 1960s [26]. The enhanced mobility in
AlGaAs-GaAs heterostructure was first demonstrated by Dingle et al. [27] in 1978.
Stormer et al. [28] reported a similar effect using a single AlGaAs-GaAs heterojunc
tion in 1979. The first field effect transistor based on this effect was developed by
Mimura et.al. [29] in 1980, and later by Delagebeaudeuf et.al. [30] in the same year.
This FET was referred to as modulation-doped field-effect transistor (MODFET). In
literature, devices based on the modulation doping principle are referred to by various
acronyms like high electron mobihty transistor (HEMT), two-dimensional electron gas
transistor (TEGFET) and selectively doped heterostructure transistor (SDHT). All
these devices belong to a more general family referred to as heterostructure field effect
transistors or HFETs.
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2.3 Structure and operation
The majority of work in HFETs has been on n-channel devices in the AlGaAs/GaAs
material system. The structure of a typical HFET is as follows. An intrinsic layer
of GaAs about 1 /xm thick is first deposited on a semi-insulating GaAs substrate fol
lowed by a “spacer” layer of 30-60 A of intrinsic AlGaAs. The purpose of the AlGaAs
“spacer” layer is to ensure the separation of the channel from the doped AlGaAs re
gion. This ensures high carrier mobility in the channel due to the exclusion of ionized
impurity donor scattering in the AlGaAs at the hetero-interface. The doped AlGaAs
layer is around 500 A thick. This is followed by a heavily doped

cap layer. The

purpose of the cap layer is to facilitate ohmic contacts to source and drain. The
gate materials include Ti, Mo, WSi, W or Al. The source and drain implantation is
made after the gate is defined. Since high temperature anneal is needed to activate
the dopants, refractory gate material is required. A cross sectional view of a typical
HFET was shown in Figure 1.1. The energy band diagram for this structure is shown
in Figure 2.1. Electrons from the ionized donor in the wide gap semiconductor (n'*'AlGaAs) accumulate in the conduction band states of the narrow gap semiconductor
(GaAs) because of the requirement of Fermi energy level to be constant throughout
the structure. Since the electrons are confined to the potential well in the direction
from the gate to the substrate (x direction), the electrons are free to move only in
the width (y) and channel length (z) directions. Hence, these electrons are called
2-D electrons or 2-D electron gas (2DEG). Since the 2DEG is formed in the undoped
GaAs layer, far away from the ionized donor impurities in the AlGaAs, the electrons
travel with essentially no scattering due to ionized impurities. Furthermore, since an
undoped AlGaAs spacer layer separates the n'^-AlGaAs layer from the the 2DEG,
the scattering is m in im ized at the hetero-interface, and the electron mobility and
hence the transconductance is enhanced significantly. As in a MOSFET, the density

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

8

n+AIGaAs

UNDOPED
AlGaAs

UNDOPED
GaAs

SUBSTRATE

2DEG

Figure 2.1: A schematic diagram illustrating the energy band diagram of a conven
tional HFET
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of electrons in the channel and therefore the current can be modulated by application
of a voltage to the gate.
2.4

Family of HFET devices

A few variants of the basic HFET structure are the single quantum well HFET,
I^-HEMT, doped channel HFET, heterostructure insulated-gate field effect transistor
(HIGFET) and semiconductor-insulator-semiconductor field effect transistor (SISFET). These devices are described briefly below.
In a single quantum weU HFET, the GaAs conducting channel is bounded on
each side by AlGaAs layers. The AlGaAs layers are doped to maximize the carrier
concentration in the channel layer. The sheet concentration is twice that of the
conventional device [32]. The characteristic feature of this device are higher effective
carrier velocity due to electron screening.
In a F-HEMT, the conducting channel is placed between an undoped AlGaAs
layer and an n"^-AlGaAs layer. The gate is placed on the undoped AlGaAs layer.
The F-HEMT has a small gate leakage under forward bias.
In a doped channel HFET [33, 34, 35, 36, 37], the channel (GaAs) is heavily doped
and the gate is deposited on an undoped AlGaAs layer which acts as an insulator. The
doped channel scheme reduces the electron mobihty in the channel. But excellent high
power operation shows that the total sheet charge density and the carrier confinement
are more important than electron mobihty. The gate-drain breakdown voltage is
superior to that of a conventional HFET because the gate contact is on undoped
AlGaAs.
A HIGFET differs from the basic HFET structure in that the GaAs and AlGaAs
layers are undoped. The advantage of HIGFET is better control of the threshold
voltage for complementary circuits in which n-channel and p-channel devices are
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fabricated simultaneously.
A SISFET is similar to HIGFET except that the gate material contacting the
undoped AlGaAs layer is another semiconductor that is usually the same as the
channel layer, and is heavily doped.
2.5 HFET based on AlInAs/ GalnAs material system
One way of improving the performance of HFETs is to use GalnAs as the 2DEG
channel layer instead of GaAs. Benefits of a GalnAs chan n el include the enhanced
electron transport in GalnAs as compared to GaAs and improved confinement of
carriers in the quantum well, and larger conduction band discontinuity, AFc, at
the AlGaAs/ GalnAs hetero-interface which allows higher sheet charge density and
transconductance as compared to the AlGaAs/GaAs system. Typically a GalnAs
layer is inserted between the AlGaAs and GaAs layers of a conventional HFET. Such
an HFET is called a pseudomorphic HFET. Since the thin pseudomorphic Ga ln A s
layer has a lattice mismatch with the smrrounding layers, the strain from the m ism atch
predominantly resides in GalnAs. There is an upper lim it on the thickness of the
GalnAs layer beyond which the strain is not elastically accommodated and relieved
by creation of dislocation which are hne defects and act as traps for carrier. This
upper limit decreases with increasing InAs mole fraction as the lattice mismatch
increases. Higher InAs mole fraction is desirable to improve the transport properties
of the carrier. At the same time, the GalnAs layer should not be so thin as to reduce
the carrier confinement in the well. AlInAs/GalnAs heterostructures lattice matched
to InP substrate can be fabricated with a higher percentage of InAs in GalnAs than
can be achieved by strained GalnAs layers grown on GaAs.
InP has a lattice constant close to an aUoy composed of 53 % InAs and 47 %
GaAs. AlInAs is used as the high bandgap material. ABc at the AlInAs/ GalnAs
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hetero-interface is about 0.5 eV, whereas, AEc at the AlGaAs/GaAs hetero-interface
is about 0.25 eV. The higher AEc in case of AlInAs/GalnAs system allows for higher
sheet carrier concentration. The higher sheet carrier concentration along with the
higher 300 K mobihty of electrons in GalnAs leads to a more than a factor of two
higher conductivity in the channel as compared to the AlGaAs/GaAs system. Addi
tionally, the peak velocity of electrons in GalaAuS is higher than in GaAs. In short-gate
devices where the average velocity under the gate is closer to the peak velocity, elec
tron transit times in GalnAs will be significantly smaller. Devices fabricated from
GalnAs/ AUnAs modulation doped structures currently exhibit the highest current
gain cut-off frequency (/^ = 250 GHz for 0.1 fj.m gate) [38] and lowest noise figure
(0.8 dB at 60 GHz) [1] of any device. Digital circuits also exhibit the fastest switching
speeds (4 ps at 300 K) [39].
2.6 Models for leakage gate current
The gate current in a heterostructure FET has been modeled based on thermionic
emission and quantum tunneling mechanisms [5,14, 15, 16, 17, 21, 22]. These models
have been shown to be good for certain heterostructures. The transmission coefficient,
which is the probability of an electron tunneling through a barrier, is used for the
tunneling current computation, in the quantum tunneling models. The transmission
coefficient was calculated either using the WKB approximation or by solving the
Schroedinger equation.
The WKB approximation is based upon the assumption that the potential varies
very slowly over lengths compared to the wavelength of the electron. The transmission
coefficient is given by the WKB approximation as [42]:
T{E) = exp j^—2

j

\a{x)\dx

H i

where
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- E)

,

where U{x) is the gradually varying potential energy, E is the energy of the electron,
rrtn is the effective mass of the electron and h is the Planck’s constant. Kamada et
al. [5] calculated the transmission coefficient in a HIGFET using the WKB approxi
mation. The assumption of gradually varying potential may not be true at very high
gate biases [18], where the potential drop in the various layers of the HFET can be
quite sharp.
The other method for calculating the transmission coefficient is based on the
solution of the Schroedinger equation. Chandra and Eastman [19] calculated the
transmission coefficient for a triangular barrier by solving the Schroedinger equation
using a numerical method. Gundlach [20] used the Airy function to yield the ex
act solution of the Schroedinger equation for a trapezoidal barrier. The solution to
the Schroedinger equation can be obtained in terms of the Airy function for only
linear potential profiles. However, the solution using Airy function is unsuitable for
nonlinear structures like superlattice structure.
One of the first gate current models for HIGFETs was proposed by Baek et. al.
[21]. In this model, the mechanisms of current were described by equations for high
and low temperatures and for voltages above and below threshold. An improvement
on this model was proposed by the same group [22]. In this model the 2-D electron
density in the potential well was approximated using the 2 lowest subbands. The
gate current was modeled as a diode equation with appropriate ideality factor. The
model was more accurate and easier to manipulate than the previous model but
it failed to describe the current in the subthreshold region. In 1990, Ruden [23]
proposed a model based on the gradual channel approximation. Ruden modeled the
gate current using a diode equation with 4 fitting parameters. Though the model
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describes the gate current above and below threshold, it only gives a semiempirical
estimate of the gate leakage current. In 1991, Fawaz et al. [16] introduced a quantum
2-D model based on the numerical solution of Schroedinger and Poisson equations.
Soon after. Abbot et al. [17] proposed a quantum gate current model based on
charge control analysis and the WKB approximation. The last two models did not
consider the subthreshold region at all. Martinez et al. [24] proposed a model based
on the self-consistent approximation of Schroedinger and Poisson equations, four
parameters were used to fit the model. Most of the models above make use of fitting
parameters to model the gate current. The model developed in this thesis does not
make use of any fitting parameters. The calculation of gate current takes into account
both the quantum mechanical tunneling current and the thermionic emission current.
The tunneling current is calculated using self-consistent solution to Schroedinger and
Poisson equations.
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CHAPTER 3

LEAKAGE GATE CURRENT CALCULATION
3.1

Introduction

In this chapter the various physical components of the leakage gate current, i.e.
2-D tunneling, 3-D tunneling and thermionic emission currents, are described and an
analytical expression for leakage current due to each of the components is derived in
terms of the device parameters and apphed gate voltage. Some of these calculations
require the conduction band edge profile and the allowed energies and the correspond
ing wave function. The procedure to obtain the conduction band edge profile of the
HIGFET by a self-consistent solution to Poisson and Schroedinger equations along
with the numerical procedure is described. Additionally, the numerical procedure for
obtaining the total gate current, Ig versus Vg is also presented.
3.2 Self Consistent Solution to the Poisson and Schroedinger Equations
In order to get an analytical expression for various components of leakage gate
current, the spatial and energy distributions of electrons within the device should be
known. This requires the solution to the Schroedinger equation which provides the
spatial electronic wave function for calculating the spatial 2-D electron density. The
solution to the Schroedinger equation, in turn, requires the knowledge of conduction
band edge profile. However, the determination of conduction band profile requires
the solution to the Poisson equation, which, in turn, requires knowledge of the spatial
distribution of electrons. This interdependent relationship between the Schroedinger

14
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and Poisson equations can be visualized as shown in Figure 3.1. In Figure 3.1, E c { x )is
Poisson’s equation

Output: ^ ( x )

Input: n ^ (x )

Schroedinger’s equation
Input :

(x)

Outputs:

Figure 3.1: A schematic diagram illustrating the interdependence of Schroedinger and
Poisson equations.

the conduction band profile, ti2 d(x) is the spatial 2-D electron density, E{ is the eigen
energy satisfying the Schroedinger equation, i^{Ei, x) is the wavefunction correspond
ing to Ei and N 2o,i is the sheet electron concentration corresponding to Ei. In other
words, the correct solution should satisfy both the Poisson and Schroedinger equa
tions simultaneously. Thus, a self-consistent solution to the Poisson and Schroedinger
equations is required. The numerical procedure for obtaining such a self- consistent
solution is described in sections 3.3-S.6.
3.3 Solution to the Schroedinger Equation
The numerical technique used for the solution of the Schroedinger equation is
based on a method by Ghatak et al. [41]. The method involves straightforward
multipHcation of 2 x 2 scatter matrices, which describe the potential structure at a
given point, without any iterations. The wave-function associated with an electron of
energy E, subjected to a potential Ec{x), obeys the time-independent Schroedinger
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equation given by:
2mn dx^

+ [E - Ec{x)]'ip{x) = 0

(3 1)

where U = - ^ , h being the Planck’s constant, rrin is the effective mass of the electron
and i){x) is the wave function. The conduction band edge profile,

£ ’c ( a : ) ,

in a metal-

insulator-semiconductor heterostructure is schematically represented in Figure 3.2.

AE,

•c.bulk

qV,

METAL

INSULATOR

SEMICONDUCTOR

Figure 3.2: A schematic representation of the conduction band edge profile for a
heterostructure device.

In order to obtain a numerical solution of the Schroedinger equation for this poten
tial structure, the problem is spatially discretized by considering piecewise constant
potential profiles as shown in Figure 3.3. Within each discretized spatial region, the
solution to the Schroedinger equation 3.1 is given by:
(3.2)
where
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X

Figure 3.3: A schematic of diagram of the spatial discretization of the potential profile
corresponding to a heterostructure.
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and

Aj = {j — l)d,

and u j representing the amplitudes of the waves propagating along the +x

with
and

y = 1 , 2 , . . . , iV

-X

directions, respectively. Continuity of u emd d u /d x at each interface results

in[41]:

+

= • - - = S 1 S 2 • ■• 5iv_i f

I,

(3.3)

where

^

) ’

tj V

with
X

^j+1

7 T

I

,

2kj

J = 1 , 2, . . . , TV—1, N being the total number of regions. In the last region N, the
term should vanish. Using this condition, the amplitudes,

and uJ, of the

wavefunction in any region, j, can be found in terms of Ui.
3.4 Spatial 2-D Electron Density
The spatial 2-D electron density, based on the 2-D density of states and FermiDirac statistics, can be calculated as [42]:
ri2 D{x) = Ç ^ k T l n

+ exp
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where k is the Boltzmann constant, T is the temperature in Kelvin, Ep is the Fermi
energy which is characteristic of the material and its doping level, E'iS are the eigen
energies and

are the corresponding normalized wavefunctions obtained as solu

tion to the Schroedinger equation 3.1.
3.5

Solution to the Poisson Equation

The solution to the Poisson equation is based on the following iterative numerical
method for solving 2"^^ order differential equation with 2 boundary conditions. The
electric field, Sa(z), in a semiconductor is given by the Poisson equation as:
d€s{x) _ p{x)
~ d T

~

where

p{x) = P2 d{x) + Pzd{x) + qNd

(3.6)

with the charge due to positive ionized donors = qNd, the 2-D charge density, P2d{x) =
—qn2D{x) and the 3-D charge density, pzn{x), given by [43]:
Pz d {x )

=

—q N c T i

=

Ep — Ec{x) \
kT
( ^

)

(3.7)

with
R{x) = Ec{x) —Ep
and

1

)

E l in equation 3.7 is the | order Fermi integral details of which can be found in
Ref [44]. The electric field intensity normal to the insulator-semiconductor interface.
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£s(x),

is given by:
Ss{x) =

dV{x)
dx

1 dEc(x)
q dx
~

~^[-Ê'c(2^)
—Ep]
-qdx
/-[i
dR{x)
dx

{as Ep is constant with x)
(3.8)

Combining equations 3.5 and 3.8 results in:
d?R{x)
dx^

p{x)

(3.9)

The solution to the Poisson equation 3.5 is obtained by solving equation 3.9 with the
following boundary conditions at x=oo (semiconductor bulk) and x = 0 (semiconductorinsulator interface):
-Nr
,,(0 ) =
where £s(0 ) and

£i(0)

!i# i
^3

(3.10)

are the electric fields in the semiconductor and insulator re

spectively at the insulator-semiconductor interface. The second boundary condition
is a result of the equality of normal electric displacement vector at the insulatorsemiconductor interface. To solve equation 3.9 numerically, the variables are dis
cretized along the x axis and equations 3.5 and 3.8 are written, within each interval
j, as difference equations:

^3
R {j - 1 ) = R{j) - ^step£s{j)
where Astep is the discretization interval.
The procedure for the numerical solution is as follows:

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

(3.11)
(3.12)

21
1. Apply the boundary condition at semiconductor bulk to obtain R{N —1):
R {N — 1) = kT hi

and SaiN — 1) % 0, where N is the total number of

intervals.
2. Start with R { N —1) and £s{N— 1) to obtain R{j) and £{j) within each interval,
j , using equations 3.11 and 3.12.
3. Check to see if 6s(0) satisfies the boundary condition, Sg(0) =

If ft does,

terminate. If it does not, then vary the number of points of discretization, N,
maintaining the value of Agtep and repeat steps 1 and 2 .
A flow chart for the above procedure is shown in Figure 3.4.
3.6 Numerical technique for self-consistent solution to the Schroedinger and
Poisson equations
As discussed in section 3.2 the conduction band edge profile must satisfy both the
Poisson and Schroedinger equations requiring a self-consistent solution. The numer
ical technique for solving the Poisson and Schroedinger equations self-consistently is
summarized below.
1 . Start with P2d{x) = 0 and solve the Poisson equation to obtain the conduction

band edge profile.
2. Using the conduction band edge profile obtained from solution of the Pois
son equation, solve the Schroedinger equation to get the 2-D charge density
{P2d {x )).
3. Add P2 d(x), Pzd{x) and qNd to obtain p{x). Solve the Poisson equation. If the
conduction band edge profile obtained from the solution of the Poisson equation
is the same as the one obtained in the previous iteration, terminate. If not, go
to step 2 .
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START

Fix N (initial guess)

R(N-l) = kTIn(Nc/Nd)
Eg (N-1) = 0
j = N-l

Eg 0 -1 )“

E S O - C A gtepP(j)/6s)

RO-i)"RO)- Asieo EgCD

j- 0?

Vary N

Gs(0)-Ei(0) €{/€;?

STOP

Figure 3.4: A flowchaxt illustrating the procedure for numerical solution of the Poisson
equation.
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A flow chart for the above procedure, for a self-consistent solution, is shown in Figure
3.5.
3.7 Leakage Gate Current
Referring to Figure 3.6, the gate current in HIGFET has 3 important components
with identifiable physics. The components are:
1 . current due to electrons having sufficient thermal energy to overcome the po

tential barrier at the insulator-semiconductor interface (thermionic emission),
^therm 1

2. current due to elastic tunneling of 3-D electrons with energies greater than
Ec,buik but less than the potential barrier Emax at the semiconductor-insulator
interface. Iso and
3. current due to elastic tunneling of quasi-bound 2-D electrons, in the accumula
tion well, from semiconductor to metal, I 2dThus,
=

hherm

+ IzD + I 2D

(3.13)

A detailed discussion of these components of the gate current is presented in sections
3.8-3.10.
3.8 Gate Current due to Thermionic Emission
The thermionic emission current density, shown pictorially in Figure 3.6, is given
by [44]:
J roQ

'
qvxn{v;r)dvx,
Vrnin
#
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START

i=0
- 0

Solve the Poisson eqn. with
PW = P^(x) + p^^(x)+qN
to obtain (x,i)

Eg(x,i) =
\

(x,i-l) &

STOP

i! = 0 ?

Solve the Schroedinger eqn.
to obtain p (x) ;
^ 2D

Figure 3.5: A flowchart illustrating the numerical technique for the self-consistent
solution of the Schroedinger and Poisson equations.
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Ith,lerm

max

9D
c. bulk
E

^2D

METAL

INSULATOR

SEMICONDUCTOR

Figure 3.6: A pictorial representation of the thermionic emission, 2-D tunneling and
3-D tunneling current components of the leakage gate current.
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where
/SFfiar p
pr
'^min — \l
T^bar —^max
TTln

c?
-^c^bulk

and

Evaluating the integral, given by equation 3.14, Itherm is given by:
•■therm

3.9

q{kT)^mn ^F-^c.buik
kT e
2*3
2TT^n

—

(3.15)

Tunneling current due to 3-D electrons

The tunneling current density due to 3-D electrons with energy above Ec,imik
(Figure 3.6) is given by [45]:
r^max
ho = /
N{E)T{E)dE
Ee“fuMIÊP
^^c^iyulk

(3.16)

where
TTinq
-V(£) - ^

IHE) - f ( E + qV, +

- Ei-)\dEt

(

\

l+ exp(% ^)

rrinqkT
In
2-K^h^
1

exp

E p —E —<iVg -“k T In
kT

M

with T{E) in equation 3.16 representing the transmission coefficient of the 3-D elec
trons tunneling from semiconductor to the metal. T{E) is given by:
T{E) = y-N
where,

and

(3.17)

are the components of the wavefunction, defined by equation 3.2,

along the -fx direction in the

and 1®* regions respectively in figure (3.3). For the

case of 3-D electrons E varies from Ec^buik to Emax, which are limits of the integration
given by equation 3.16.
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3.10

Tunneling current due to 2-D electrons

The tunneling current density due to 2-D electrons in the accumulation well (Fig
ure 3.6) is given by [46]:
^20 = E

( ^

)

(3.18)

where N 2o,i is the sheet electron concentration corresponding to

resonant level

and is given by:
«•22>., = ^ ^ l n ( l + e ^ )

(3.19)

with Ei^ the resonant levels of the wavefunction in the accumulationwell.In equation
3.18, Te^i is the escape

time of electrons from the 2*^ resonant state and isgivenby [47]:
^

~KËi

AEj is the fuU width at half maximum(FWHM) of the resonant peaks obtained by
plotting the transmission coefficient T{E) as a function of E. As in the case of 3-D
electrons, the transmission coefficient for 2-D electrons in the accumulation weU is
given as:
r(S ) =

u•N
ut

where E varies from the bottom of the accumulation well to the top of the accumula
tion well. Plotting the transmission coefficient, T{E) versus E, we obtain Lorentzians
of the form [41]
T(E) =

Ujf
72 -f (f; - E',y

(3.21)

where E = E[ represents the position of the peak and AEj = 2 7 is the full width at
half maximum (FWHM). The parameters

A and 7 (AEf) are obtained by fitting

Lorentzians given by equation 3.21 to peaks in the plot of T{E) versus E.
Thus in order to obtain the 2-D current density the following procedure is adopted:
1 . obtain the transmission coefficient T(E) = 1 ^

'2

as a function of E, where E
l“i I
varies from bottom of accumulation well to the top of the accumulation well.
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2. fit Lorentzians of the form of equation 3.21 to the peaks in the plot of T{E)
and obtain A, El, and AEi.
3. using equations 3.20, 3.19 and 3.18, calculate the 2-D current density 720 -
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CHAPTER 4

RESULTS, COMPARISONS AND DISCUSSIONS
4.1 HIGFET based on AlInAs/ GalnAs material system
The first HIGFET structure considered in this work was based on AUnAs/GalnAs
material system which was experimentally studied and reported in hterature [5]. The
material and geometrical pmameters describing the device structure are listed in
Table 4.1.

Table 4.1: Parameters for the AHnAs/GalnAs heterostructure
[5] and used for various calculations
Parameter name
Parameter symbol
Temperature
T
Conduction band discontinuity
AEc
Schottky barrier height
Q<Ps
Thickness of the insulator
d
Energy gap
Ey
Effective mass of electron in GalnAs TTls
Effective mass of electron in AUnAs rrii
Donor concentration in GalnAs
Nd
Donor concentration in AUnAs
Nd

system obtained from
Value
300 K
0.52 eV
0.57 eV
300 A
0.75 eV
0.041 TTlo
0.084 TUo
4.3 X 1Q2^ /m^
1.0 X 1Q2i /m^

The apphed gate voltage range of this study was 0.1-1.5 V. Equations 3.1 and 3.5
were solved self-consistently using the numerical technique described in section 3.6
to obtain the energy band profile, the 2-D energy states and spatial and energy
distributions of electrons. Due to the failure of the non-degenerate statistics near the
semiconductor-insulator interface, a Fermi integral table was created for the energy
29
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range -20 kT to 20 kT, to be used as a look-up table for the numerical solution.
The value of (FE —Ep) in the GalnAs bulk is same for aU the gate voltages. This
is consistent with the fact that the conduction band edge profile has to satisfy the
boundary condition in the bulk dictated by equation 3.10. It is noted that the surface
band bending for larger Vg is larger as expected. Also, for most V^s, the width of
the accumulation layer is about 500 A. In other words, the distsmce between the
quasi-neutral bulk to the semiconductor-insulator interface is 500 A which is also the
width of the accumulation well. The profile of Ec{x) versus x, obtained from the
self-consistent solution, is shown in Figure 4.1 for appfied gate voltages, V^=0.4 V
and V^=0.88 V, respectively. All the above observations are seen in Figure 4.1. The
surface band bending is 0.19 eV and 0.27 eV for Vg = 0.4 V and Vg = 0.88 V, respec
tively. Also, as seen in the figure, the conduction band edge goes close to its bulk
value within a relatively short distance from the semiconductor-insulator interface.
This region is the accumulation well and it's width increases shghtly with increasing
Vg as seen in the figure.
The electric field intensity, Sg(r), goes to zero in the semiconductor bulk and satis
fies the boundary condition, given by equation 3.10, at the semiconductor-insulator
interface. The electric fields are largest at the GalnAs-AlInAs interface as expected.
The peak electric field ranges from 3.33x10® to 4.33x10^ V /m for the range of ap
phed gate voltages. The profile of

versus x, obtained from the self-consistent

solution, is shown in Figure 4.2 for apphed gate voltages, Vg = 0.4 V and Vg = 0.88
V, respectively. The above observations are seen in Figure 4.2. The peak electric
fields are 9.99x10® and 2.33x10^ V/m for gate voltages, Vg = 0.4 V and Vg — 0.88
V, respectively. As in the case of Ec, the electric field intensity also goes rapidly to
the bulk value within the accumulation weU width.
The wavefunction, which provides information about the spatial and energy dis-
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Figure 4.1: The conduction band edge profile obtained from a self-consistent solution
of Poisson and Schroedinger equations for
= 0.4 V and Vg = 0.88 V. The Fermi
level
is assumed to be the reference zero for energy. x = 0 corresponds to the
AUnAs-GalnAs interface and positive x is in the semiconductor GalnAs.
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Figure 4.2: The electric field intensity profile obtained from a self-consistent solu
tion to Poisson and Schroedinger equations for Vg = 0.4 V and Vg = 0.88 V . x=0
corresponds to the AlInAs-GalnAs interface and positive x is in the semiconductor
GalnAs.
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tribution of 2-D electrons, is obtained by solving the Schroedinger equation. It is
noted that, for a given

the number of nodes in the wavefunction solution increases

with increasing eigen energies. This happens because the width of the accumulation
well increases with increasing eigen energies. The wavefunction decays rapidly to zero
outside the accumulation well indicating that an electron at that eigen energy level
has very small probability of existing outside the accumulation well. This explains
the accumulation of electrons in the accumulation well. The wave function, j^(a;)p,
corresponding to 3'"'^ eigen energy, for applied gate voltages, Vg = 0.4 V and Vg = 0.88
V, are shown in Figures 4.3 and 4.4 respectively. The above observations are seen in
the figure. As seen in the figure, the wavefunctions for both the V^s have three nodes.
It is also seen from the figure that, within the accumulation well, the magnitude of the
wavefunction reduces, away from the bulk and towards the semiconductor-insulator
interface.
The 2-D electron concentration profile, obtained from equation 3.4, peaks inside
the accumulation well as expected from the wavefunction solution. The peak 2-D
electron concentration increases with increasing gate voltage. The distribution of 2-D
electrons, shown in Figures 4.5 and 4.6, demonstrates the accumulation of electrons, in
the potential well, close to the semiconductor-insulator interface. The above observa
tions are seen in the figure. The peak value of 2-D electron concentration is 1.59x10^^
/w? for Vg = 0.4 V and 5.42x10^ /m^ for Vg = 0.88 V. As seen in the figure, the
peak of the 2-D concentration profile occurs very close to the semiconductor-insulator
interface. From this observation and the plot of the wavefunction inside the accumu
lation well it can be inferred that the lowest eigen states contribute the maximum
2-D electrons. This, in-fact, is true and is confirmed by equation 3.4.
The sheet carrier concentration, Ug, is obtained by integrating the 2-D electron
concentration from semiconductor-insulator interface to semiconductor bulk,
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Figure 4.3: The wave function corresponding to 3’’'^ eigen energy for an applied gate
voltage of 0.4 V.

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

35

^

1-0

Ip
cn
"O
w
“O
o 0-5
m

ro

c
o

t>

c

3

Vg = 0.88 V

c 0-0
o

o

1000-0
2000-0
Oistonce from the bulk (Angstrom)
Figure 4.4: The wave function corresponding to
voltage of 0.88 V.

3000-0

eigen energy for an applied gate

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

36

E

Vg = 0.4 V

c
o
oI—
c
u
u
c
o

u

c
o
u
JÜ
0)

o
I
<N

1000.0

2000.0

3000.0

Dislonce from tho înlorfoce (Angstrom)

Figure 4.5: The 2-D electron distribution for an applied gate voltage of 0.4 V.
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Figure 4.6; The 2-D electron distribution for an applied gate voltage of 0.88 V.
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creases almost linearly with the applied gate voltage. This is expected since a higher
positive voltage on the gate capacitively induces more negative charge in the accu
mulation well to maintain charge neutrality throughout the system,
a function of

is plotted as

in Figure 4.7. The calculated values were computed at 300 K and

open drain conditions. The calculated value of Ug is about 5x10^^ /m^ at a gate
voltage of 1 V. Figure 4.7 also shows the the experimentally measured values of sheet
carrier concentration as a function of the gate voltage [5]. The experimental values
were obtained from Shubnikov-de-Haas oscillations measured at 3.2 K, with a drain
voltage of 0.02 V under magnetic fields up to 6.15 T. The experimental values at
T=300 K and open drain conditions are not available for comparison.

C alculoted(T =300 K)
Experim ental(T=3.2 K, Vd = 0 .0 2 V)
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Figure 4.7: The relation between sheet carrier concentration and gate voltage.
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The transmission coefficient, T{ E ), is computed using equation 3.17. T { E ) ex
hibits peaks at the eigen energies. It is noted that the number of eigen energies
increases with the apphed Vg. This is expected as the accumulation well becomes
deeper with increasing Vg. Since the number of eigen energies increases with increas
ing Vg. the number of peaks in the plot of T{E) increases with increasing Vg. Also,
the spacing between peaks decreases with increasing E{. This is consistent with the
solution of the Schroedinger equation in a finite potential weU. T{E) is plotted as a
function of £" in Figures 4.8 and 4.9 for gate voltages Vg = 0.4 V and Vg = 0.88 V
respectively. The above observations are seen in the figure. T { E ) corresponding to
Vg = 0.4 V and Vg = 0.88 V exhibits 11 and 12 peaks respectively.

10 "

,-90

o
10 "^

Vg = 0.4 V

-190
0.30

0.35

0.40
Energy (eV)

0.45

Figure 4.8: The transmission coefficient associated with electrons at various energy
levels for Vg = 0.4 V. The transmission coefficient exhibits peaks at the resonant
energy levels.
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Figure 4.9; The transmission coefficient associated with electrons at various energy
levels for Vg = 0.88 V. The transmission coefficient exhibits peaks at the resonant
energy levels.
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The peaks in the plot o iT {E ) correspond to the eigen energies and are in the form
of Lorentzians given by equation 3.21. The fitting of the peaks to Lorentzians was
done using a numerical method based on least square error. The difference between
the fitting Lorentzian and the corresponding points on the peak were squared and
summed. This was done for points close to the tail of the peaks and the Lorentzian
resulting in the m inim um sum was taken as the best fit. Figure 4.1 0 shows a single
peak corresponding to Ei = 0 .4 6 6 7 5 eV and Vg = 0 .4 V fitted to a Lorentzian. The full

w

Rtted Lorentzian
Actual peak

= 0 .4 V
I - »

I—

= 0 .4 8 7 7 5 eV

,-3D
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'in
in

o

1-32
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oL.
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-34

0.46740 0.46750 0.46760 0.46770 0.46780 0.46790
Energy (eV)

Figure 4.10: A single peak corresponding to an appHed gate voltage of 0.4 V and Ei
= 0.46675 eV fitted to a Lorentzian.

width half maximum (FWHM) width, AFT,, for this peak, defined as 2 7 in equation
3.21, was computed to be 4.22x10“ ^^ eV. The escape time of the electron firom this
resonant level, Te,i, was computed to be 1.56x10“®sec. using equation 3.20 . The
sheet electron concentration, N 2 D,i was computed to be 5.3x10^® /m® (equation 3.19).
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The contribution to 2-D tunneling current due to this resonant state was computed
(using one of the terms in the summation in equation 3.18) to be 0.546 A/m^. The
above fitting procedure and calculations were performed for all the peaks in the plot
of T { E ) for each Vg. For a given Vg, it is noted that the peaks corresponding to eigen
energies close to the top of the accumulation well contribute the most to the 2-D
tunneling current.
Figure 4.11 shows the comparison of the thermionic e m ission (equation 3.15), 3-D
tunneling (equation 3.16) and 2-D tunneling (equation 3.18) currents as a function
of Vg. The curve for the 2-D tunneling current has an estimated margin of error of
± 1 order of magnitude. The error arises from the difficulty in fitting the peaks in

the plot of T { E ) versus E to Lorentzians in order to calculate the escape time of the
electrons from the resonant states. For all the gate voltages considered, few of the
peaks, corresponding to eigen energies at the top of the accumulation well, did not
fit well to Lorentzians using the criteria discussed earlier. As already noted these are
the peaks that contribute the most to the 2-D tunneling current. Thus the calculated
values could be off by ± 1 order of magnitude. From Figure 4.11 it is clear that the
2-D tunneling current is the d om in an t component of the leakage gate current.
Figure 4.12 shows the total calculated current density due to all three components
as a function of Vg. For reasons discussed above there is a margin of error of ± 1 order
of magnitude in the calculated leakage current. Figure 4.12 also shows the experi
mentally measured current density as a function of the gate voltage. The curve shows
good agreement with the experimental curve. Even though there is an estimated error
of ± 1 order, the results obtained here are more accurate than the closest calculated
values in previous hterature, where the calculated currents are more than two orders
off.
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4.2 HIGFET based on AlGaAs/GaAs material system .
The second HIGFET structure considered in this work was based on AlGaAs/GaAs
material system which was experimentally studied and reported in hterature [21]. The
material and geometrical parameters describing the device structure are Hsted in Ta
ble 4.2.

Table 4.2: Parameters for the AlGaAs/GaAs heterostructure system obtained from
Parameter name
Temperature
Conduction band discontinuity
Schottky barrier height
Thickness of the insulator
Energy gap
EflFective mass of electron in GaAs
Effective mass of electron in AlGaAs
Donor concentration in GaAs
Donor concentration in AlGaAs

Parameter symbol
T
AEc
q<i>s
d
Eç
ms
mi
Nd
Nd

Value
300 K
0.33 eV
1.2 eV
400 A
1.43 eV
0.067 m„
0.092 mo
Intrinsic
Intrinsic

Even though the GaAs layer was reported to be intrinsic, for the purpose of calcula
tions, the GaAs layer was assumed to be doped n-type with a doping concentration
of 1.0x10^^ jvr?. This is reasonable, since, even the growth of an intrinsic crystal
wül result in some unintentional doping level in GaAs. The procedure for obtaining
the 2-D tunneling, 3-D tunneling and thermionic emission currents was the same as
for the AUnAs/GalnAs system.
The apphed gate voltage range of this study was 0.9-1.4 V. The reason for the
high value of the lower limit of Vg for the AlGaAs/GaAs system is the large Schottky
barrier height which limits the range of Vg where the device operates as a HIGFET.
The profiles discussed in Figures 4.1-4.12 are similar for the AlGaAs/GaAs system
as for the AUnAs/GalnAs system. Additionally, most of the observations made in
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profiles of Figures 4.1-4.12 for the AlInAs/GalnAS system hold for those profiles for
the AlGaAs/GaAS system as well. Only the profiles having distinguishing features
are discussed here.
The surface band bending, in the case of AlGaAs/GaAs system, is noted to be
lesser than that for the AlInAs/GalnAs system for comparable V^s. As an example,
the surface band bending, for the AlGaAs/GaAs system, is 0.09 eV for an apphed Vg
of 0.92 V, whereas, for the AlInAs/ GalnAs system, it is 0.27 eV for an apphed Vg of
0.88V . The total number of eigen energies ranges from 9-12 for the AUnAs/GalnAs
system, whereas, it ranges firom 11-13 for the AlGaAs/GaAs system for the respective
apphed range of V^s.
72s is plotted as a function of

in Figure 4.13. Figure 4.13 also shows the ex

perimentally measured values of sheet carrier concentration as a function of the gate
voltage [22] for a related system. The calculated curve shows good hnear behaviour,
however, it deviates from the experimental curve for increasing V^. This is attributed
to the possible error in the assumption of the donor doping level in the GaAs semicon
ductor. Figure 4.14 compares
As can be seen,

for the AlGaAs/GaAs and AlInAs/GalnAs systems.

for the AUnAs/GalnAs system is higher for comparable gate

voltages.
Figure 4.15 shows the comparison of the thermionic emission (equation 3.15), 3-D
tunnehng (equation 3.16) and 2-D tunnehng (equation 3.18) currents as a function of
V^. The curve for the 2-D tunnehng current has an estimated margin of error of ± 1
order of magnitude. The reason for the error again hes in the difficulty in fitting the
peaks in the plot of T(B) to Lorentzians.
Figure 4.16 shows the total calculated current density due to all three components
as a function of Vg. There is a margin of error of ±1 order of magnitude in the cal
culated leakage current. Figure 4.16 also shows the experimentaUy measured current
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density as a function of the gate voltage. The curve shows a similar pattern, how
ever, it shows a large order of magnitude diSerence from experimental curve. This is
attributed to an error in the assumed doping level in the GaAs semiconductor. The
assumed doping level was higher than the doping level in the experimental structure.
The calculations could not be performed for a lower doping level due to the following
limitation.
The width of the accumulation well increases with decreasing doping concentra
tion, Nd- For No = 1 .0 x 10 ^^ /m^, the width of the accumulation well is about 700 A
for most VgS, where as, for N o = 1 .0 x 10 ^° /m ^ , the width of the accumulation well
is about 5000 A for most V^s. As was noted in Figures 4.3 and 4.4, the magnitude of
the wavefunction increases away from the semiconductor-insulator interface and to
wards the bulk. For Nd = 1.0x10^° /m^, with an accumulation well width of about
5000 A, the magnitude of the wavefunction becomes significantly large to exceed the
numerical range of the computer, which is about 10^°°. Hence, calculations could not
be performed with lower Nds.

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

50

10® P

10"

-

,

..

T -

1

- 1

1

-------- :

1

o 2 -D tunneling
* 3 -D tunneling
X Thermionic

-

o

O
X

9

oX

X

t

o
"c
et—

O

X
O

*

i/x2

—

—

*
*

!------------

'V e

0.8

1.0

*

_J
1.2

1.
1.4

.1
1.6

Gate Voltage (V)

Figure 4.15: The 2-D tunneling, 3-D tunneling and thermionic emission current den
sities as a function of the gate voltage.

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

51

10*

1— ?

10»

%
10’

î

o

10»

g 10»

a
O

■ calculated
• experim ental

l<y
10^ ^

0.80

0.90

1.00

X
J I I I L_
1.10 1.20 1.30 1.40 1.50
Cote Voltage (V)

1.60

Figure 4.16: The total current density as a function of the gate voltage.

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

CHAPTER 5

CONCLUSION AND RECOMMENDATIONS
5.1

Conclusion

The leakage gate current, Ig, versus the gate voltage, Vg, characteristics are studied
for the AlInAs/ GalnAs and AlGaAs/GaAs based HIGFETs assuming three impor
tant components of the leakage gate current, namely, 2-D tunneling, 3-D tunneling
and thermionic emission current. The conduction band edge profile, the allowed
energies and the corresponding wave functions are obtained by solving the Poisson
and Schroedinger equations self-consistently. For the HIGFET based on the AU
nAs/GalnAs material system, the agreement between the experiment and theory is
excellent, and the currents are within a factor of 10 for most voltage ranges. This
is more accurate than the results obtained in previous literature [5], where the cur
rents are off by more than a factor of 100 for most voltage ranges. The reason for
discrepancy between experiments and theory in [5] is mainly due to the exclusion of
the 2-D tunneling current from the eigen states. For the HIGFET based on the Al
GaAs/GaAs material system, the agreement between theory and experiment is poor.
However, the behaviour of the wavefunction solution, the allowed energies, the sheet
carrier concentration profile and current density profile were as expected. The reason
for the disagreement of the above profiles from the experimental profiles is mainly
attributed to an assumption of a higher doping concentration in the GaAs semicon
ductor. The exact doping concentration in the semiconductor for the AlGaAs/GaAs
HIGFET system were not available.
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5.2 Future Recommendations
The limitations of the numerical procedure, described in this work, for calculating
the leakage gate current are enumerated below.
1. The calculation of the 2-D tunneling current, which is the dominant component
of the leakage gate current, involves fitting Lorentzian to the peaks obtained
in the transmission coefficient, T{E), for calculating the escape time of the
electrons from the resonant states. The fits were not good for some peaks and
resulted in an anticipated error of ± 1 order of magnitude in the calculated 2-D
tunneling current.
2. For wide accumulation wells, the wavefunction amphfies significantly to exceed
the numerical range of the computer. Thus, the procedure is hmited to small
accumulation widths.
Alternative methods of calculating the escape time of the electrons from the reso
nant states may be expected to provide more accurate results. Alternative numerical
procedures for solving the Schroedinger equation can avoid the problem of exceed
ing the numerical range of the computer for structures having a large accumulation
width. Finally, in the present work, the time-independent Schroedinger equation is
solved and the information about time evolution of the electron position is incorpo
rated through the escape time of the electron from the resonant states, which is an
approximation. More accurate results can be obtained by solving the time-dependent
Schroedinger equation and complex eigen energy approaches.
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